117/93,93, 200, 103

10/615,630

Examinent Notes

* Priority document Not recid. TAIWAN DILLYISI L'ed 19/16/2000;

SLMCCVD or metaleganide peremical (suppor (a) deposition)

S(Capid (a) thermalia) chemical (s) vapor (a) deposition)


YS (silicon (40) substrate)

, & (remov? or elivinot?) (sa) (scide (our) layer) Vis (silican (un embstrate)

15 (Stow) or silicanth) carbon up nitride)

SCHOPERSURE and tamperature Sith and NH3 or ammonia and (3H8)

S(rotat) (loa) 84bs tratett



Motivation : In order to grounde a method of growing silicon carbon mitude (SiCN) film as buffer layer to help you can elemente to break through bottleneck of feteror structure getterty technology.

=> d 112 1-2 abs,bib

ANSWER 1 OF 2 HCAPLUS COPYRIGHT 2005 ACS on STN L12

A method of growing single crystal Ga nitride on Si AB

substrate is given including: removing oxide

layer of Si substrate, growing

buffer layer of Si C nitride (SiCN),

and growing single crystalline Ga nitride thin film, characterized in

that a buffer layer of SiCN is grown

to avoid lattice mismatch which appears when Ga nitride is grown directly on Si substrate, and that rapid thermal CVD is adopted

to grow SiCN buffer layer, and

that metalorg. CVD is adopted to grow single crystalline GaN thin The method has advantages: (a) eliminating lattice mismatch between GaN and Si effectively, (b) taking the place of sapphire substrate which has high lattice mismatch, and SiC substrate which is expensive, (c) integrating with maturely-developed, cheap Si semiconductor industry, (d) being compatible with VLSI technol., (e) being fabricated in large area substrate, (f) no need of isolated etching, (g) smaller dimension of each unit GaN element, (h) convenience to fabricate vertical-structured LED or LD element, (i) promoting GaN elements quality, (j) increasing yield and (k) reducing manufacturing cost,.

ΑN 2004:331399 HCAPLUS

DN 140:347950

ΤI Method of growing single crystal gallium nitride on silicon substrate

Fang, Yean Kuen; Chang, Wen Rong; Ting, Shyh Fann; Kuan, Hon; Chang, Cheng IN Nan

PA Taiwan

SO U.S. Pat. Appl. Publ., 8 pp.

CODEN: USXXCO

DT Patent

LΑ English

FAN.CNT 1

ITM. CHI I					
	PATENT NO.	KIND	DATE	APPLICATION NO.	DATE
ΡI	US 2004074437	A1	20040422	US 2003-615632	20030708
	TW 574762	В	20040201	TW 2002-91124151	20021016
	JP 2004140354	A2	20040513	JP 2003-344337	20031002
PRAI	TW 2002-91124151	Α	20021016		

L12 ANSWER 2 OF 2 USPATFULL on STN

A method of growing single crystal Gallium Nitride

on silicon substrate is disclosed including:

removing oxide layer of silicon

substrate, growing buffer layer of

Silicon Carbon Nitride (SiCN), and

growing single crystalline Gallium Nitride thin film,

characterized in that a buffer layer of SiCN

is grown to avoid lattice mismatch which appears when

Gallium Nitride is grown directly on silicon

substrate, and that Rapid Thermal Chemical Vapor Deposition is

adopted to grow SiCN buffer layer

- , and that Metalorganic Chemical Vapor Deposition is adopted to grow single crystalline GaN thin film. The method of present invention has advantages:
- (a) eliminating lattice mismatch between GaN and Si effectively,
- (b) taking the place of sapphire substrate which has high lattice mismatch, and SiC substrate which is expensive,
- (c) integrating with maturely-developed, cheap silicon semiconductor

(FILE 'HOME' ENTERED AT 12:44:31 ON 08 MAR 2005)

```
FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2' ENTERED AT 12:44:58 ON
      08 MAR 2005
            40808 S (MOCVD OR METALORGANIC(W) CHEMICAL(W) VAPOR(W) DEPOSITION)
L1
            56938 S (GAN OR GALLIUM(W) NITRIDE)
L2
             9676 S (GAN OR GALLIUM(W)NITRIDE) (6A) (SUBSTRATE)
L3
           266837 S (SI OR SILICON) (4A) (SUBSTRATE)
L4
            22017 S (REMOV? OR ELIMINAT?) (8A) (OXIDE(W) LAYER)
L5
             1307 S (SICN OR SILICON(W) CARBON(W) NITRIDE)
L6
            11252 S (GROW? OR PRODUC? OR MANUFACTUR? OR CREAT?) (8A) (BUFFER(W) LAYE
L7
          1125477 S (PRESSURE AND TEMPERATURE)
L8
           269782 S (H2 OR HYDROGEN AND SIH4 AND NH3 OR AMMONIA AND C3H8)
L9
            32128 S (ROTAT?) (6A) (SUBSTRATE)
L10
           291024 S ABS
L11
L12
                 2 S L3 AND L4 AND L5 AND L6 AND L7
=> s 16 and 17
                8 L6 AND L7
L13
=> d 113 1-8 abs,bib
     ANSWER 1 OF 8 HCAPLUS COPYRIGHT 2005 ACS on STN
L13
      Low-temperature growth of SiCN nanoparticle films on an AlN
AB
      buffer layer on Si(100) by consecutive RF magnetron
      sputtering is reported. The visible photo thuminescence (PL) is observed
      between 620 and 670 nm using a single photo excitation at 514.5 nm. The growth of film at room temperature is found to yield the strongest PL
intensity,
      whereas the film grown at 200°C corresponds to the lowest PL
      intensity. A similar variation of SiC diffraction intensity is also observed
      in XRD spectra. The photoluminescence of the SiCN film is discussed on the base of the morphol., structural and element
      2005:173665 HCAPLUS
ΑN
      LOW-TEMPERATURE GROWTH AND PHOTOLUMINESCENCE OF SiCN
NANOPARTICLE FILM BY CONSECUTIVE RF MAGNETRON SPUTTERING
Xu, M.; Ng, V. M.; Huang, S. Y.; Xu, S. Y.
Plasma Sources and Applications Center, NIE, Nanyang Technological
University, 1 Nanyang Walk, Singapore, 637616, Singapore
Surface Review and Letters (2004), 11(6), 515-519
TI
ΑU
CS
SO
      CODEN: SRLEFH; ISSN: 02187625X World Scientific Publishing Co. Pte. Ltd.
PB
      Journal
DT
      English
LΑ
      ANSWER 2 OF 8 HCAPLUS COPYRIGHT 2005 ACS on STN
A method of growing single crystal Ga nitride on Si substrate is given
L13
AB
      including: removing oxide layer of Si substrate, growing
      buffer layer of Si C nitride (SiCN), and
      growing single crystalline Ga nitride thin film, characterized in that
      a buffer layer of SiCN is grown to
      avoid lattice mismatch which appears when Ga nitride is grown directly on
      Si substrate, and that rapid thermal CVD is adopted to grow
      SiCN buffer layer, and that metalorg. CVD is
      adopted to grow single crystalline GaN thin film.
                                                                     The method has
      advantages: (a) eliminating lattice mismatch between GaN and Si
      effectively, (b) taking the place of sapphire substrate which has high
      lattice mismatch, and SiC substrate which is expensive, (c) integrating
      with maturely-developed, cheap Si semiconductor industry, (d) being
      compatible with VLSI technol., (e) being fabricated in large area
```

industry,

- (d) being compatible with VLSI technology,
- (e) being fabricated in large area substrate,
- (f) no need of isolated etching,
- (g) smaller dimension of each unit GaN element,
- (h) convenience to fabricate vertical-structured LED or LD element,
- (i) promoting GaN elements quality,
- (j) increasing yield .
- (k) reducing manufacturing cost,

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2004:98589 USPATFULL
AN
ΤI
       Method of growing single crystal Gallium Nitride on
       silicon substrate
IN
       Fang, Yean Kuen, Tainan, TAIWAN, PROVINCE OF CHINA
       Chang, Wen Rong, Yongkang City, TAIWAN, PROVINCE OF CHINA
       Ting, Shyh Fann, Gangshan, TAIWAN, PROVINCE OF CHINA
       Kuan, Hon, Tainan City, TAIWAN, PROVINCE OF CHINA
       Chang, Cheng Nan, Sinshih Township, TAIWAN, PROVINCE OF CHINA
PΙ
       US 2004074437
                          A1
                               20040422
AΙ
       US 2003-615632
                          Α1
                               20030708 (10)
PRAI
       TW 2002-91124151
                           20021016
       Utility
DT
       APPLICATION
FS
       PRO-TECHTOR INTERNATIONAL, 20775 Norada Court, Saratoga, CA, 95070-3018
LREP
       Number of Claims: 21
CLMN
       Exemplary Claim: 1
ECL
       4 Drawing Page(s)
DRWN
LN.CNT 305
```

=> d his

(FILE 'HOME' ENTERED AT 12:44:31 ON 08 MAR 2005)

```
FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2' ENTERED AT 12:44:58 ON
     08 MAR 2005
          40808 S (MOCVD OR METALORGANIC (W) CHEMICAL (W) VAPOR (W) DEPOSITION)
L1
          56938 S (GAN OR GALLIUM (W) NITRIDE)
L2
L3
           9676 S (GAN OR GALLIUM(W)NITRIDE) (6A) (SUBSTRATE)
L4
         266837 S (SI OR SILICON) (4A) (SUBSTRATE)
L5
          22017 S (REMOV? OR ELIMINAT?) (8A) (OXIDE(W) LAYER)
L6
           1307 S (SICN OR SILICON(W) CARBON(W) NITRIDE)
L7
          11252 S (GROW? OR PRODUC? OR MANUFACTUR? OR CREAT?) (8A) (BUFFER(W) LAYE
L8
        1125477 S (PRESSURE AND TEMPERATURE)
L9
         269782 S (H2 OR HYDROGEN AND SIH4 AND NH3 OR AMMONIA AND C3H8)
L10
         32128 S (ROTAT?) (6A) (SUBSTRATE)
         291024 S ABS
L11
L12
              2 S L3 AND L4 AND L5 AND L6 AND L7
```

unit GaN element, (h) convenience to fabricate vertical-structured LED or LD element, (i) promoting GAN elements quality, (j) increasing yield and (k) reducing manufacturing cost,. 2004:331399 HCAPLUS AN 140:347950 DN Method of growing single crystal gallium nitride on silicon substrate TIFang, Yean Kuen; Chang, Wen Rong; Ting, Shyh Fann; Kuan, Hon; Chang, Cheng IN Nan Taiwan PA U.S. Pat. Appl. Publ., 8 pp. SO CODEN: USXXCO DT Patent LΑ English FAN. CNT 1 PATENT NO. KIND DATE APPLICATION NO. DATE ----20040422 **A1** US 2004074437 US 2003-615632 20030708 В 20040201 TW 2002-91124151 20021016 TW 574762 JP 2004140354 JP 2003-344337 20031002 A2 20040513 Α 20021016 PRAI TW 2002-91124151 ANSWER 3 OF 8 INSPEC (C)\.2005 IEE on STN L13 2001:7045950 INSPEC DN A2001-21-8115H-007 AΝ A nonvapor-liquid-solid (VLS) method of growing high-purity AB silicon carbon nitride (SiCXNy) nanorods with rod widths ranging from 10 tb 60 nm and lengths of microns is reported. Unlike the case for ordinary VLS or catalyst-mediated growth, the two-stage process is a catalyst-free approach since it does not involve any catalyst during growth of the nanorods. The first stage involves formation of a buffer layer containing various densities of SiCxNy nanocrystals by electron cyclotron resonance plasma enhanced chemical vapor deposition (PECVD); whereas the second stage involves a high growth rate along a preferred orientation to produce high-aspect-ratio nanorods using microwave PECVD. Moreover, the number density and diameter of the nanorods can be controlled by the number density and size of the nanocrystals in the **buffer layer**. **Production** of quasi-aligned SiCxNy nanorods with a number density of the rods as high as 1010 cm-2 has been achieved. The SiCxNy nanorods thus produced exhibit good field emission characteristics with stable operation over 8 h. The approach provides a new advance to synthesize nanorod materials in a controllable manner. DN A2001-21-8115H-007 Catalyst-free and controllable growth of SiCxNy nanorods. ΤI Chen, L.C. (Center for Condensed Mater. Sci., Nat. Taiwan Univ., Taipei, ΑU Taiwan); Chang, S.W.; Chang, C.S.; Wen, C.Y.; Wu, J.-J.; Chen, Y.F.; Huang, Y.S.; Chen, K.H. SO Journal of the Physics and Chemistry of Solids (Sept.-Oct. 2001) vol.62, no.9-10, p.1567-76. 42 refs. Doc. No.: S0022-3697(01)00096-8 Published by: Elsevier Price: CCCC 0022-3697/2001/\$20.00 CODEN: JPCSAW ISSN: 0022-3697 SICI: 0022-3697(200109/10)62:9/10L.1567:CFCG;1-9 DTJournal TC Experimental CY United Kingdom LΑ English L13 ANSWER 4 OF 8 USPATFULL on STN In a field effect transistor, an Si layer 11, an SiC (Si.sub.1-yC.sub.y) AΒ channel layer 12, a CN gate insulating film 13 made of a carbon nitride

layer (CN) and a gate electrode 14 are deposited in this order on an Si

substrate, (f) no need of isolated etching, (g) smaller dimension of each

substrate 10. The thickness of the SiC channel layer 12 is set to a value that is less than or equal to the critical thickness so that a dislocation due to a strain does not occur according to the carbon content. A source region 15 and a drain region 16 are formed on opposite sides of the SiC channel layer 12, and a source electrode 17 and a drain electrode 18 are provided on the source region 15 and the drain region 16, respectively.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2004:290099 USPATFULL
AN
       Semiconductor devices and method for manufacturing the same
ΤI
IN
       Kubo, Minoru, Mie, JAPAN
       Ichikawa, Yo, Aichi, JAPAN
       Asai, Akira, Osaka, JAPAN
       Kawashima, Takahiro, Osaka, JAPAN
       Matsushita Electric Industrial Co., Ltd., Osaka, JAPAN (non-U.S.
PA
       corporation)
PΤ
       US 2004227169
                                 20041118
                            A1
                                  20040617 (10)
       US 2004-868774
ΑI
                            A1
       Division of Ser. No. US 2002-203891, filed on 15 Aug 2002, PENDING A 371
RLI
       of International Ser. No. WO 2001-JP11504, filed on 26 Dec 2001, UNKNOWN
PRAI
                             20001226
       JP 2000-395824
DT
       Utility
FS
       APPLICATION
       NIXON PEABODY, LLP, 401 9TH STREET, NW, SUITE 900, WASHINGTON, DC,
LREP
       20004-2128
CLMN
       Number of Claims: 29
ECL
       Exemplary Claim: 1
DRWN
       24 Drawing Page(s)
LN.CNT 2620
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L13 ANSWER 5 OF 8 USPATFULL on STN
       A method of growing single crystal Gallium Nitride on silicon substrate
AB
       is disclosed including: removing oxide layer of silicon substrate,
       growing buffer layer of Silicon
       Carbon Nitride (SiCN), and growing
       single crystalline Gallium Nitride thin film, characterized in that a
       buffer layer of SiCN is grown to
       avoid lattice mismatch which appears when Gallium Nittide is grown directly on silicon substrate, and that Rapid Thermal Chemical Vapor
       Deposition is adopted to grow SiCN buffer
       layer, and that Metalorganic Chemical Vapor Deposition is adopted to grow single crystalline can thin film. The method of present
       invention has advantages:
        (a) eliminating lattice mismadsh between Gal and Si effectively,
        (b) taking the place of sapahile substrate which has high lattice
       mismatch, and SiC substrate which is expensive,
                                 turely-developed, cheap silicon semiconductor
        (c) integrating with ma
       industry,
        (d) being compatible with VLSI technolog
        (e) being fabricated in large area substrate,
```

(g) smaller dimension of each unit GaN element,

(f) no need of isolated etching,

(h) convenience to fabricate vertical-structured LED or LD element,

```
(i) promoting GaN elements quality,
       (j) increasing yield
       (k) reducing manufacturing cost,
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2004:98589 USPATFULL
AN
       Method of growing single crystal Gallium Nitride on silicon substrate
ΤI
       Fang, Yean Kuen, Tainan, TAIWAN, PROVINCE OF CHINA
IN
       Chang, Wen Rong, Yongkang City, TAIWAN, PROVINCE OF CHINA
       Ting, Shyh Fann, Gangshan, TAIWAN, PROVINCE OF CHINA
       Kuan, Hon, Tainan City, TAIWAN, PROVINCE OF CHINA
       Chang, Cheng Nan, Sinshih Township, TAIWAN, PROVINCE OF CHINA
       US 2004074437
                          A1
                                20040422
PΙ
       US 2003-615632
                           A1
                                20030708 (10)
ΑI
       TW 2002-91124151
                            20021016
PRAI
DT
       Utility
FS
       APPLICATION
       PRO-TECHTOR INTERNATIONAL, 20775 Norada Court, Saratoga, CA, 95070-3018
LREP
CLMN
       Number of Claims: 21
ECL
       Exemplary Claim: 1
       4 Drawing Page(s)
DRWN
LN.CNT 305
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L13
     ANSWER 6 OF 8 USPATFULL\on STN
       In a field effect transistor, an Si layer 11, an SiC (Si.sub.1-yC.sub.y)
AB
       channel layer 12, a CN gate insulating film 13 made of a carbon nitride
       layer (CN) and a gate electrode 14 are deposited in this order on an Si
       substrate 10. The thickness of the SiC channel layer 12 is set to a
       value that is less than or equal to the critical thickness so that a
       dislocation due to a strain does not occur according to the carbon
       content. A source region \ 5 and a drain region 16 are formed on opposite sides of the SiC channel layer 12, and a source electrode 17 and a drain
       electrode 18 are provided on the source region 15 and the drain region
       16, respectively.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2003:150830 USPATFULL
AN
ΤI
       Semiconductor device and its \manufacturing method
IN
       Kubo, Minoru, Mie, JAPAN
       Ichikawa, Yo, Aichi, JAPAN
       Asai, Akira, Osaka, JAPAN
       Kawashima, Takahiro, Osaka, JAPAN
PΙ
       US 2003102490
                          A1
                                20030605
       US 6844227
                           B2
                                2005011
       US 2002-203891
                                20020815
ΑI
                           A1
                                         (10)
       WO 2001-JP11504
                                20011226
PRAI
       JP 2000-395824
                            20001226
DT
       Utility
FS
       APPLICATION
       Nixon Peabody, 8180 Greensboro Drive Suite 800, McLean, VA, 22102
LREP
       Number of Claims: 31
CLMN
ECL
       Exemplary Claim: 1
DRWN
       24 Drawing Page(s)
LN.CNT 2627
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 7 OF 8 USPATFULL on STN
L13
       A photovoltaic device having a\pin type semiconductor junction in which
AB
       a p-type semiconductor layer and an n-type semiconductor layer are
```

laminated with an interposed i-type semiconductor layer, comprises at least one doped layer of a non-monocrystal semiconductor disposed under and/or over the i-type semiconductor layer, wherein the at least one doped layer has a surface exposed to a plasma containing a band gap increasing element. CAS INDEXING IS AVAILABLE FOR THIS PATENT. 1998:14343 USPATFULL Photovoltaic device and method of manufacturing the same Matsuyama, Jinsho, Kyoto, Japan Hayashi, Ryo, Tsukuba, Japan Canon Kabushiki Kaisha, Tokyo Japan (non-U.S. corporation) US 5716480 199802/10 US 1996-678701 19960711 (8) JP 1995-177437 19950713 JP 1995-177438 19950713 JP 1995-177439 19950713 JP 1995-177440 19950713 JP 1995-177441 19950713 Utility Granted EXNAM Primary Examiner: Weisstuch, Aaron Fitzapatrick, Cella, Harper & Scinto Number of Claims: 122 Exemplary Claim: 1,8 7 Drawing Figure(s); 7 Drawing Page(s) LN.CNT 3671 CAS INDEXING IS AVAILABLE FOR THIS PATENT. \ L13 ANSWER 8 OF 8 USPAT2 on STN In a field effect transistor, an Si layer, an SiC (Si.sub.1-yC.sub.y) channel layer, a CN gate insulating film made of a carbon nitride layer (CN) and a gate electrode are deposited in this order on an Si substrate. The thickness of the SiC channel layer is set to a value that is less than or equal to the critical thickness so that a dislocation due to a strain does not occur\according to the carbon content. A source region and a drain region are formed on opposite sides of the SiC channel layer, and a source electrode and a drain electrode are provided on the source region and the drain region, respectively. CAS INDEXING IS AVAILABLE FOR THIS PATENT. 2003:150830 USPAT2 Semiconductor devices and method for manufacturing the same Kubo, Minoru, Mie, JAPAN Ichikawa, Yo, Aichi, JAPAN Asai, Akira, Osaka, JAPAN Kawashima, Takahiro, Osaka, JAPAN Matsushita Electric Industrial 💠 ., Ltd., Osaka, JAPAN (non-U.S. corporation) US 6844227 20050118 R2 WO 2002005265 20020704 US 2002-203891 20020815 \ (10) WO 2001-JP11504 20011226 20020815 PCT 371 date JP 2000-395824 20001226 Utility

LREP Nixon Peabody, LLP, Studebaker, Donald CLMN Number of Claims: 1 ECL Exemplary Claim: 1 DRWN 48 Drawing Figure(s); 24 Drawing Page(s) LN.CNT 2425

EXNAM Primary Examiner: Jackson, Jerome

TI

IN

PA PΙ

ΑI PRAI

DT

FS

LREP CLMN

ECL

AB

ANΤI

IN

PA

ΡI

AΙ

PRAI

DT

DRWN

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

- <